

CONTENTS		SHEET NO.	SHEET ISSUE
SHEET INDEX			
SYMBOL			
RECORD OF CHANGES			
NOTES		1	2
USED-ON TABLE			
SUPPORTING INFORMATION			
CURRENT DRAIN			
CIRCUIT SCHEMATIC		2	2
COMPONENT LIST			
CIRCUIT DESCRIPTION		3	2

TRIM_MODEL	FUNCTION	TIME	LOC
ACKEN	I	115	244
BAL16CRO	I	213	249
BALC	I	360	257
BCLE	I	314	248
BRFL0	I	313	287
BSQPO	I	119	246
BSQAP	I	118	246
CLK	I	103	246
FILLO	I	316	289
IP01	I	262	245
IP01	I	110	241
IP01	I	109	241
IP021	I	209	240
IP031	I	010	240
IP041	I	010	240
IP051	I	011	240
IP061	I	111	240
IP070	I	201	240
IP070	I	116	242
IP070	I	216	282
IP070	I	007	242
IP070	I	018	287
IP070	I	016	287
IP070	I	016	287
IP070	I	017	285
STUFF0	I	301	248
CLK03	I	003	248
END	I	111	248
G001	I	004	208
G002	I	001	208
G003	I	302	201
G004	I	301	201
SCV0	I	303	203
WAT0	P	104	207
G00	P	205	218
G00	P	205	218

DWG ISS	PREV FURN	STO	MFR OISC	SEE NOTE

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	IN

[illegible]

<u>FUNCTION</u>	<u>TERMINAL</u>
+5	000.119
GRO	200.319

CATEGORY	NO.
CIRCUIT PACK CODE	JK8
CONNECTION ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE. (ANY HIGHER SERIES IS ACCEPTABLE).	
ACCEPTABLE SERIES	1

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND DROPPED UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
3. THE ISSUE NUMBER ASSIGNED TO A CHANGE OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
5. THE LAST ISSUE NUMBER OF THE FIRST SHEET OF THIS DRAWING IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING. IT IS A GUIDE.

2D

BUS TERMINATOR A CIRCUIT

CPS-JK8
3 SHEETS

BELL TELEPHONE LABORATORIES
INCORPORATED 6S

DWG ISSUE	DATE OR CD ISSUED	DATE ISSUE	Drawn	APPROVED
1	--	10-8-74	LRE	RE MT RF
2D1	--	12-9-75	P/S LRE	CE LE RF

BUS TERMINATOR A CIRCUIT



PART OF CPS JK8

BUS TERMINATOR A CIRCUIT

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM	IC2 410B		IC4 410P		IC6 410A		IC7 410A		IC8 410A		IC10 410		IC11 410		IC12 410A		IC13 410P		IC14 410P		IC15 410	
ID	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	SP01	2C9	SP01	2B5	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
B	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
C	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
D	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
E	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
F	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1
G	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1	SP01	2B1

LOC CODE ELEM	IC16 410	IC18 410A	IC19 410A	IC20 410A
ID	DESIG	SH LOC	DESIG	SH LOC
A	SP01	2B5	SP01	2B5
B	SP01	2B5	SP01	2B5
C	SP01	2B5	SP01	2B5
D	SP01	2B5	SP01	2B5
E	SP01	2B5	SP01	2B5
F	SP01	2B5	SP01	2B5
G	SP01	2B5	SP01	2B5

CAPACITOR

DESIG	CODE
(15) C1-C15	KS-19774 L5,0.1
(4) C16-C19	601A,5

RESISTOR

DESIG	CODE
(6) R1-R6	KS-20616 L1A,182
(1) R7	301
(1) R8	182
(1) R9-R19	392
(6) R20-R25	243
(6) R26	345
(1) R27	243
(1) R28-R38	432
(6) R39	160
(6) R40-R45	301
(6) R46-R51	345

CIRCUIT DESCRIPTION

THIS CIRCUIT PACK IS PART OF THE BUS TERMINATOR DEVICE. HANDSHAKING AND CONTROL LOGIC FOR THE PARALLEL HOLDING REGISTER IN JK8 IS PROVIDED. PARALLEL HOLDING RESISTORS FOR THE PARALLEL BUS COMMAND LEADS AND THE SERIAL BUS LEADS ARE ALSO PROVIDED.

THE BUS TERMINATOR ASSERT FF (B7A0) BECOMES SET AT THE LEADING EDGE OF RCO AND IF B7A01 THROUGH B7A05 ARE ALL ONE'S OR ALL ZERO'S, RCO1 AND RCO1 ASSERT SYNC AND CLRD. SYNC AND CLRD REMAIN LOW UNTIL RCO RETURNS TO A HIGH LEVEL. AT THE TRAILING EDGE OF RCO, THE STATE OF THE INFORMATION LEADS IS CLERED INTO THE REGISTER IN JK8.

A LOW LEVEL IN RCO AND FF B7A0 BEING SET ASSERTS SYNC AND CLRD. SYNC REMAINS LOW UNTIL RCO RETURNS TO A HIGH LEVEL. AT THE TRAILING EDGE OF RCO, THE STATE OF THE INFORMATION LEADS IS CLERED INTO THE REGISTER IN JK8.

A LOW LEVEL IN S50 AND FF B7A0 BEING SET ASSERTS SYNC AND CLRD. CLRD GATES THE OUTPUTS OF THE REGISTER IN JK8 INTO THE INFORMATION LEADS.

COMMAND INPUTS INITG IN ACKIO ASSERT SYNC. INITG IS ASSERTED BY ETCH1. FFS A7A0, AND GATE AICLCO GENERATE A CLOCK PULSE IN CLRD. THE TRAILING EDGE OF THIS PULSE CLOCKS THE STATE OF THE INFORMATION LEADS INTO THE REGISTER IN JK8. THE TRAILING EDGE OF CLRD1 Toggles FF S50 ENABLING THE TIMING CHAIN. FFS DA AND DB TO ASSERT GPO AND GPO1. WHEN FF DB BECOMES SET WAITO IS NEGATED. GPO, GPO1, AND SYNC REMAIN TRUE UNTIL INITG IN ACKIO RETURN TO A HIGH LEVEL.

A PULSE IN THE GPO LEAD, WHILE S50 IN S50 IS LOW, ENABLES THE TIMING CHAIN S50, DA, AND DB. THE LEADING EDGE OF GPO ASSERTS WAITO. AT THE TRAILING EDGE OF GPO, THE PARALLEL REGISTER IN JK8 IS CLERED VIA CLRD AND FF S50 IS Toggled. THE NEXT TRANSITION OF THE CLOCK Toggles FF DA. THE ONE PUT-PUT BY FF DA ASSERTS GPO AND ENABLES THE OUTPUTS OF THE REGISTER IN JK8 VIA GPO1. THE NEXT TRANSITION OF THE INVERTED CLOCK (CLRD1) Toggles FF DB AND WAITO IS NEGATED. GPO1 AND GPO REMAIN TRUE UNTIL S50 IN S50 RETURN TO A HIGH LEVEL.

2D1

JK8 CIRCUIT PACK

2

CPS-JK8

SHEET 3

BELL TELEPHONE LABORATORIES

UNCLASSIFIED

65

FORM 10-6-65